logo
  • Home
  • Rank
  • Tests
  • About
  • Training
  • Programming
  • CS
  • IT
  • IS
  • ECE
  • EEE
  • EE
  • Civil
  • Mechanical
  • Chemical
  • Metallurgy
  • Instrumentation
  • Aeronautical
  • Aerospace
  • Biotechnology
  • Agriculture
  • MCA
  • BCA
  • Internship
  • Contact

VLSI Multiple Choice Questions | MCQs | Quiz

VLSI Interview Questions and Answers
Practice VLSI questions and answers for interviews, campus placements, online tests, aptitude tests, quizzes and competitive exams.

Get Started

VLSI - Basic MOS Transistor-1
VLSI - Basic MOS Transistor-2
VLSI - Design
VLSI - NMOS Fabrication
VLSI - CMOS Fabrication
VLSI - BiCMOS Technology
VLSI - NMOS & CMOS
VLSI - Ids & Vds Relationships
VLSI - MOS Parameters
VLSI - NMOS Inverter
VLSI - CMOS Inverter
VLSI - NPN Bipolar Transistors
VLSI - BiCMOS Inverters
VLSI - CMOS Latch-Up
VLSI - BiCMOS Logic Gates
VLSI - Stick Diagram
VLSI - Design Rules & Layout1
VLSI - Design Rules & Layout2
VLSI - Sheet Resistance
VLSI - Area Capacitance
VLSI - Inverter Delays
VLSI - Drivers
VLSI - Propogation Delays
VLSI - Wiring Capacitances
VLSI - MOS Inverters
VLSI - MOS Capacitance
VLSI - Capacitive Loads
VLSI - Differential Amplifiers
VLSI - Single Stage Amplifiers
VLSI - Scaling Factors - 1
VLSI - Scaling Factors - 2
VLSI - Limitations of Scaling-1
VLSI - Limitations of Scaling-2
VLSI - MOS Circuits Scaling-1
VLSI - MOS Circuits Scaling-2
VLSI - Switch Logic
VLSI - Gate Logic
VLSI - CMOS Logics
VLSI - Sequential Circuits
VLSI - System Considerations
VLSI - CMOS Logic Gates
VLSI - Phase Locked Loops
VLSI - Design Processes
VLSI - ALU Subsystem Design
VLSI - Multiplier Systems
VLSI - Storage Elements - 1
VLSI - Storage Elements - 2
VLSI - Memory Cells
VLSI - Flash memory
VLSI - Inverters Optimization-1
VLSI - Inverters Optimization-2
VLSI - Floor Layout
VLSI - System Delays
VLSI - Proper Design Rules
VLSI - Design Styles
VLSI - CIF Code Design
VLSI - CAD Tools Design
VLSI - Simulators
VLSI - Test & Testability
VLSI - Combination Logic Test
VLSI - Sequential Logic Test
VLSI - Testability Guidelines-1
VLSI - Testability Guidelines-2
VLSI - Testability Guidelines-3
VLSI - Design Techniques-1
VLSI - Design Techniques-2
VLSI - Self Built-In Test
VLSI - LFSR - 1
VLSI - LFSR - 2
VLSI - Cellular Automata
VLSI - Test Patterns
VLSI - Finite State Machines
VLSI - Pseudo-Random Test-1
VLSI - Pseudo-Random Test-2
VLSI - Pattern Generators Test
VLSI - Automatic Pattern Test
VLSI - Fault Models
VLSI - Testability Design
VLSI - Submicron CMOS
VLSI - Gallium Arsenide VLSI
VLSI - GA Doping Process - 1
VLSI - GA Doping Process - 2
VLSI - VLSI Structures - 1
VLSI - VLSI Structures - 2
VLSI - MESFET
VLSI - GaAs Fabrication - 1
VLSI - GaAs Fabrication - 2
VLSI - GaAs Fabrication - 3
VLSI - Device Modelling - 1
VLSI - Device Modelling - 2
VLSI - Transconductance
VLSI - FET Logic Inverter
VLSI - MESFET Design - 1
VLSI - MESFET Design - 2
VLSI - GaAs MESFET Logics
VLSI - FET
VLSI - MOS Transistor - 1
VLSI - MOS Transistor - 2
VLSI - NMOS & CMOS
VLSI - MOS Threshold Voltage
VLSI - Noise Margin
VLSI - MOS Device Noise

Best Reference Books

VLSI Books

« Prev Page
Next Page »

VLSI Questions and Answers – FET

Posted on May 24, 2017 by Manish

This set of VLSI Multiple Choice Questions & Answers (MCQs) focuses on “FET”.

1. Field effect transistor uses ______ to control the shape
a) electric field
b) magnetic field
c) current distribution
d) voltage distribution
View Answer

Answer: a
Explanation: Field effect transistor uses electric field to control the shape and hence the electrical conductivity of the channel.
advertisement

2. Field effect transistors are known as
a) unipolar device
b) bipolar device
c) tripolar device
d) multipolar device
View Answer

Answer: a
Explanation: Field effect transistors are unipolar transistors as they involve single-carrier-type operation.

3. The FET has _____ input impedance
a) low
b) high
View Answer

Answer: b
Explanation: Field effect transistors have high input impedance. The conductivity of non-FET transistors are regulated by the input current thus it has low input impedance.

4. Field effect transistor’s conductivity is regulated by
a) input current
b) output current
c) terminal voltage
d) supply voltage
View Answer

Answer: c
Explanation: Field effect transistor’s conductivity is regulated by the voltage applied to a terminal (the gate) which is insulated from the device.

5. In FET, the current enters the channel through
a) source
b) drain
c) gate
d) nodes
View Answer

Answer: a
Explanation: In field effect transistor, the current enters the channel through source and the current leaves the junction through drain.
advertisement

6. Which terminal bias the transistor to operation?
a) source
b) drain
c) gate
d) base
View Answer

Answer: d
Explanation: Other than the three terminals, source drain and gate, there is a fourth terminal called as body or base. This is used to bias the transistor to operation.

7. In FET, the width is greater than the length of the gate.
a) true
b) false
View Answer

Answer: a
Explanation: In FET, the width is greater than the length of the gate. Length gives the distance between source and drain. Width is the extension of the transistor, in the direction perpendicular to cross section.

8. Which terminal controls the electron flow passage?
a) source
b) drain
c) gate
d) base
View Answer

Answer: c
Explanation: Gate permits the electron to flow through or block their passage by creating or eliminating the channel between source and drain.

9. The expansion of depletion region in n-channel device, makes the channel
a) narrow
b) wide
c) does not affect the channel
d) cannot be determined
View Answer

Answer: a
Explanation: In n-channel depletion mode device, as the depletion region width expands, it encroaches the channel from the sides and the channel becomes narrow.

10. Which voltage increases the channel size?
a) negative Vgs
b) positive Vgs
c) negative Vds
d) positive Vds
View Answer

Answer: b
Explanation: A positive gate to source voltage increases the channel size and allows the electrons to flow easily.
advertisement

11. Which relation is correct?
a) Vgs greater than Vds
b) Vds greater than Vgs
c) Vds equal to Vgs
d) Vgs lesser than Vds
View Answer

Answer: a
Explanation: In FET, for either depletion or enhancement mode device the drain to source voltage is much less than the gate to source voltage.

12. Which mode of operation of FET is used, when amplification is needed?
a) active
b) saturation
c) non saturation
d) linear
View Answer

Answer: b
Explanation: Saturation mode, which is in between the ohmic and saturation region is used when amplification is needed.

Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.

« Prev Page - VLSI Questions and Answers – GaAs MESFET Logics
» Next Page - VLSI Questions and Answers – Metal Oxide Semiconductor (MOS) Transistor – 1

« Microwave Engineering Questions and Answers – Antenna Family
Microwave Engineering Questions and Answers – Antenna Radiation »
advertisement

Deep Dive @ Sanfoundry:

  1. SAN – Storage Area Networks Questions & Answers
  2. Linear Integrated Circuits Questions and Answers
  3. Microwave Engineering Questions and Answers
  4. Electric Circuits Questions and Answers
  5. Power Electronics Questions and Answers
  6. Analog Circuits Questions and Answers
  7. Electrical Engineering Questions and Answers
  8. Electronic Devices and Circuits Questions and Answers
  9. VLSI Questions and Answers
  10. VLSI Questions and Answers – nMOS and Complementary MOS (CMOS)
Manish Bhojasia, a technology veteran with 20+ years @ Cisco & Wipro, is Founder and CTO at Sanfoundry. He is Linux Kernel Developer and SAN Architect and is passionate about competency developments in these areas. He lives in Bangalore and delivers focused training sessions to IT professionals in Linux Kernel, Linux Debugging, Linux Device Drivers, Linux Networking, Linux Storage & Cluster Administration, Advanced C Programming, SAN Storage Technologies, SCSI Internals and Storage Protocols such as iSCSI & Fiber Channel. Stay connected with him below:
LinkedIn | Facebook | Twitter | Google+

Best Careers

Developer Tracks
SAN Developer
Linux Kernel Developer
Linux Driver Developer
Linux Network Developer

Live Training Photos
Mentoring
Software Productivity
GDB Assignment
Sanfoundry is No. 1 choice for Deep Hands-ON Trainings in SAN, Linux & C, Kernel Programming. Our Founder has trained employees of almost all Top Companies in India such as VMware, Citrix, Oracle, Motorola, Ericsson, Aricent, HP, Intuit, Microsoft, Cisco, SAP Labs, Siemens, Symantec, Redhat, Chelsio, Cavium, ST-Micro, Samsung, LG-Soft, Wipro, TCS, HCL, IBM, Accenture, HSBC, Mphasis, Tata-Elxsi, Tata VSNL, Mindtree, Cognizant and Startups.

Best Trainings

SAN I - Technology
SAN II - Admin
Linux Fundamentals
Advanced C Training
Linux-C Debugging
System Programming
Network Programming
Linux Threads
Kernel Programming
Kernel Debugging
Linux Device Drivers

Best Reference Books

Computer Science Books
Algorithm & Programming Books
Electronics Engineering Books
Electrical Engineering Books
Chemical Engineering Books
Civil Engineering Books
Mechanical Engineering Books
Industrial Engineering Books
Instrumentation Engg Books
Metallurgical Engineering Books
All Stream Best Books

Questions and Answers

1000 C Questions & Answers
1000 C++ Questions & Answers
1000 C# Questions & Answers
1000 Java Questions & Answers
1000 Linux Questions & Answers
1000 Python Questions
1000 PHP Questions & Answers
1000 Hadoop Questions
Cloud Computing Questions
Computer Science Questions
All Stream Questions & Answers

India Internships

Computer Science Internships
Instrumentation Internships
Electronics Internships
Electrical Internships
Mechanical Internships
Industrial Internships
Systems Internships
Chemical Internships
Civil Internships
IT Internships
All Stream Internships

About Sanfoundry

About Us
Copyright
Terms
Privacy Policy
Jobs
Bangalore Training
Online Training
Developers Track
Mentoring Sessions
Contact Us
Sitemap
© 2011 Sanfoundry. All Rights Reserved.