# VLSI Questions and Answers – Scaling Factors -1

This set of VLSI Multiple Choice Questions & Answers (MCQs) focuses on “Scaling Factors -1”.

1. Microelectronic technology cannot be characterized by
a) minimum feature size
b) power dissipation
c) production cost
d) designing cost
View Answer

Answer: d
Explanation: Microelectronic technology can be characterized by minimum feature size, number of gates on one chip, power dissipation, die size, production cost, etc and not by designing cost.
advertisement

2. Which model is used for scaling?
a) constant electric scaling
b) constant voltage scaling
c) costant electric and voltage scaling
d) costant current model
View Answer

Answer: c
Explanation: Constant electric scaling model and constant voltage scaling model is used for scaling.

3. α is used for scaling
a) linear dimensions
b) vdd
c) oxide thickness
d) non linear
View Answer

Answer: a
Explanation: α is used as the scaling factor for linear dimensions where as β is used for supply voltage Vdd, gate oxide thickness etc.

4. For constant voltage model,
a) α = β
b) α = 1
c) α = 1/β
d) β = 1
View Answer

Answer: d
Explanation: For constant voltage model, β = 1 and 1/β is chosen for the scaling for all voltages.

5. For constant electric field model,
a) β = α
b) α = 1
c) α = 1/β
d) β = 1
View Answer

Answer: a
Explanation: For constant voltage model, β = α.
advertisement
advertisement

6. Gate area can be given as
a) L/W
b) L * W
c) 2L/W
d) L/2W
View Answer

Answer: b
Explanation: Gate area Ag can be given as the product of length and the width of the channel.

7. Gate area is scaled by
a) α
b) 1/α
c) 1/α2
d) α2
View Answer

Answer: c
Explanation: Gate area is given as the product of length and width of the channel and it can be scaled by 1/α2.

8. Gate capacitance per unit area is scaled by
a) α
b) 1
c) 1/β
d) β
View Answer

Answer: d
Explanation: Gate capacitance per unit area is scaled by β and this is given by €ox/D.

9. Parasitic capacitance is given by
a) Ax/d
b) Ax * d
c) d/Ax
d) Ax
View Answer

Answer: a
Explanation: Parasitic capacitance is given by Ax/d where Ax is the area of the depletion region and d is the depletion width.
advertisement

10. Parasitic capacitance is scaled by
a) β
b) 1/β
c) α
d) 1/α
View Answer

Answer: d
Explanation: Parasitic capacitance is scaled by 1/α because area is scaled by 1/α2 and d by 1/α. Thus (1/α2)/(1/α) we will get 1/α.

Sanfoundry Global Education & Learning Series – VLSI.

To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.

Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!

advertisement
advertisement Manish Bhojasia, a technology veteran with 20+ years @ Cisco & Wipro, is Founder and CTO at Sanfoundry. He is Linux Kernel Developer & SAN Architect and is passionate about competency developments in these areas. He lives in Bangalore and delivers focused training sessions to IT professionals in Linux Kernel, Linux Debugging, Linux Device Drivers, Linux Networking, Linux Storage, Advanced C Programming, SAN Storage Technologies, SCSI Internals & Storage Protocols such as iSCSI & Fiber Channel. Stay connected with him @ LinkedIn | Instagram | Facebook | Twitter