VLSI Questions and Answers – MESFET Design-2

This set of VLSI Problems focuses on ” MESFET Design-2″.

1. In the ring diagram, green line is used to represent
a) E-MESFET
b) D-MESFET
c) Interconnection
d) Transistor
View Answer

Answer: a
Explanation: In the ring diagram, green or dotted line represents E-MESFET while yellow or solid line represents D-MESFET.

2. E-type and D-type is joined together using
a) metal 1
b) metal 2
c) vias
d) interconnectors
View Answer

Answer: a
Explanation: E-type and D-type features are joined together using blue color which represents metal 1 layer.

3. What is the intermediate stage in converting ring diagram to mask layout?
a) switch logic
b) transistor level diagram
c) symbolic diagram
d) stick diagram
View Answer

Answer: c
Explanation: The ring diagrams can be turned into mask layout directly or through an intermediate symbolic representation stage.
advertisement
advertisement

4. In symbolic representation, rings are converted into
a) color codes
b) switches
c) sticks
d) circuit elements
View Answer

Answer: d
Explanation: Symbolic representation is the intermediate stage when turning ring diagram to mask layout and here rings are represented as circuit elements.

5. For inverters color code used is
a) red followed by green paths
b) green followed by red paths
c) green followed by yellow paths
d) red followed by yellow paths
View Answer

Answer: c
Explanation: The green followed by yellow paths are drawn for inverters and inverter based logic such as NOR gates.
Sanfoundry Certification Contest of the Month is Live. 100+ Subjects. Participate Now!

6. In symbolic representation _________ is used to represent E-MESFET.
a) red transistor
b) green transistor
c) yellow transistor
d) blue transistor
View Answer

Answer: b
Explanation: In symbolic representation, green transistor is used to represent E-MESFET and yellow transistor is used to represent D-MESFET.

7. Global control paths are run in
a) metal 2
b) metal 1
c) transistor
d) interconnects
View Answer

Answer: a
Explanation: Long signal and global control paths are run in metal 2 parallel with the power rails.
advertisement

8. _______ gives the instruction for the preparation of photomasks.
a) design layout
b) design rules
c) color codes
d) layout map
View Answer

Answer: b
Explanation: Design rules are the prescription for the preparation of photomasks that are to be used in the fabrication of integrated circuits.

9. Design rule is not influenced by maturity of property line.
a) true
b) false
View Answer

Answer: a
Explanation: Design rules can also be influenced by maturity of the process line. If the process is mature, then one can be assured of the process line capability allowing tighter design with fewer constraints.
advertisement

10. The separation between implant is determined from
a) width of transistor
b) width of E-MESFET
c) width of D-MESFET
d) width of photoresist
View Answer

Answer: d
Explanation: The separation between implant is determined from width of depletion region and width of photoresist.

11. MESFETs should be positioned
a) horizontally
b) vertically
c) diagonally
d) randomly
View Answer

Answer: a
Explanation: All MESFETs should be positioned horizontally owing to its anisotropic nature of GaAs which influences the threshold voltage of the device.

12. Saturated resistor is a
a) FET with schottky gate
b) FET without schottky gate
c) MESFET with schottky gate
d) MESFET without schottky gate
View Answer

Answer: d
Explanation: The saturated resistor is a MESFET with the schottky gate removed. The preferred direction for layout is vertical.

13. MIM capacitor uses
a) metal 1
b) metal 2
c) metal 1 and metal 2
d) schottky gate
View Answer

Answer: c
Explanation: The metal-insulator-metal (MIM) capacitor structure is simple using metal 1 and metal 2 as the plates of a parallel plate capacitor.

14. The mask is derived from the structural operation of masks.
a) true
b) false
View Answer

Answer: b
Explanation: The mask is derived from the logical operation of the active layer masks. Some processes require isolation between devices to reduce their interaction.

Sanfoundry Global Education & Learning Series – VLSI.

To practice all areas of VLSI Problems, here is complete set of 1000+ Multiple Choice Questions and Answers.

If you find a mistake in question / option / answer, kindly take a screenshot and email to [email protected]

advertisement
advertisement
Subscribe to our Newsletters (Subject-wise). Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!

Youtube | Telegram | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Manish Bhojasia - Founder & CTO at Sanfoundry
Manish Bhojasia, a technology veteran with 20+ years @ Cisco & Wipro, is Founder and CTO at Sanfoundry. He lives in Bangalore, and focuses on development of Linux Kernel, SAN Technologies, Advanced C, Data Structures & Alogrithms. Stay connected with him at LinkedIn.

Subscribe to his free Masterclasses at Youtube & discussions at Telegram SanfoundryClasses.