Microprocessors Questions and Answers – Rapid Execution Module, Memory Subsystem, Hyperthreading Technology

This set of Tough Microprocessors Questions and Answers focuses on “Rapid Execution Module, Memory Subsystem, Hyperthreading Technology”.

1. The units that are primarily used to resolve indirect mode of memory addressing is called
a) ALU
b) AGU
c) ALU and AGU
d) NONE
View Answer

Answer: b
Explanation: The AGUs(Address Generation Units) are primarily used to resolve indirect mode of memory addressing.

2. The AGUs work at a speed of
a) equal to that of processor
b) twice the processor
c) thrice the processor
d) none
View Answer

Answer: b
Explanation: The AGUs run at twice the processor speed.

3. Pentium 4 consists of
a) 4 ALUs
b) 4 AGUs
c) 2 ALUs and 2 AGUs
d) 4 ALUs and 4 AGUs
View Answer

Answer: c
Explanation: Pentium 4 consists of 2 ALUs and 2 AGUs.
advertisement
advertisement

4. The number of instructions that can be executed per clock cycle by the ALU or AGU is
a) 1
b) 2
c) 3
d) 4
View Answer

Answer: b
Explanation: As the speed of the units, ALU and AGU are doubled, which means that twice the number of instructions being executed per clock cycle.

5. The paging mechanism of IA-32 architecture has an extension as
a) page memory extension
b) page size extension
c) page address extension and page size extension
d) page memory extension and page size extension
View Answer

Answer: c
Explanation: IA-32 architecture’s paging mechanism includes an extension that support
1. Page address extension to address space greater than 4GB.
2. Page size extension to map linear address to physical address in 4MB.
Sanfoundry Certification Contest of the Month is Live. 100+ Subjects. Participate Now!

6. The linear address space is mapped into the processors physical address space either directly or through paging by
a) flat memory model
b) segmented memory model
c) flat or segmented memory model
d) none
View Answer

Answer: c
Explanation: With the flat or segmented memory model, linear address space is mapped into the processors physical address space either directly or through paging.

7. The features of thread in threading process is
a) threads can be bunched together
b) threads are simple and light weight
c) threads are independent
d) all of the mentioned
View Answer

Answer: d
Explanation: Threads may be bunched together in a process. Threads are independent, simple in structure and are lightweight in the sense that they may enhance the speed of operation of an overall process.
advertisement

8. The process in which multiple threads correspond to the tracking of each individual object is known as
a) multiple thread system
b) multi thread parallelism
c) thread level parallelism
d) multi level parallelism
View Answer

Answer: c
Explanation: The mutiple threads correspond to the tracking of each individual object. This kind of parallelism is known as thread level parallelism(TLP).

9. Which of the following is not a type of context switching?
a) time-slice multithreading
b) on chip multiprocessing
c) hyperthreading
d) none
View Answer

Answer: d
Explanation: A single processor can execute multiple threads by switching between them. The scheme of context switching may be several types. They are
1. Time-slice multithreading
2. On chip multiprocessing
3. Hyperthreading.
advertisement

10. The thread level parallelism is a process of
a) saving the context of currently executing process
b) flushing the CPU of the same process
c) loading the context of new next process
d) all of the mentioned
View Answer

Answer: d
Explanation: The thread level parallelism is a process of
1. Saving the context of currently executing process.
2. Flushing the CPU of the same process.
3. Loading the context of new next process is called a context switch.

Sanfoundry Global Education & Learning Series – Microprocessors.

Here’s the list of Best Books in Microprocessors.

To practice tough questions and answers on all areas of Microprocessors, here is complete set of 1000+ Multiple Choice Questions and Answers.

advertisement
advertisement
Subscribe to our Newsletters (Subject-wise). Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!

Youtube | Telegram | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Manish Bhojasia - Founder & CTO at Sanfoundry
Manish Bhojasia, a technology veteran with 20+ years @ Cisco & Wipro, is Founder and CTO at Sanfoundry. He lives in Bangalore, and focuses on development of Linux Kernel, SAN Technologies, Advanced C, Data Structures & Alogrithms. Stay connected with him at LinkedIn.

Subscribe to his free Masterclasses at Youtube & discussions at Telegram SanfoundryClasses.