Embedded Systems Questions and Answers – Microprocessor of Embedded System

This set of Embedded Systems Multiple Choice Questions & Answers (MCQs) focuses on “Microprocessor of Embedded System”.

1. Which of the following microprocessor is designed by Zilog?
a) Z80
b) Zigbee
c) 80386
d) 8087
View Answer

Answer: a
Explanation: Designed by Zilog in 1976. 80386 and 8087 are the processors designed by Intel and Zigbee is IEEE based which is used for high-level communication protocol.

2. Z80 is mainly based on
a) Intel 8080
b) MIPS
c) TIMS
d) 8051
View Answer

Answer: a
Explanation: Its architecture is based on Intel 8080 but has an extended instruction set and hardware improvement.

3. Flag register of Z80 is also known as
a) Program status register
b) Program status address
c) Program status word
d) Program address register
View Answer

Answer: c
Explanation: The flag register of Z80 contains status information such as carry, overflow, signed etc.
advertisement
advertisement

4. What are the two register sets used in Z80?
a) C’D’ and BC’
b) CD and BD
c) IV and MR
d) Main and alternate
View Answer

Answer: d
Explanation: Z80 have two sets of registers which are the main registers and alternate registers.

5. How an alternate set of the register can be identified in Z80?
a) ‘Suffix
b) ‘Prefix
c) ,suffix
d) ,prefix
View Answer

Answer: a
Explanation: In order to identify the main register and alternate register ‘ is used in the suffix.
Sanfoundry Certification Contest of the Month is Live. 100+ Subjects. Participate Now!

6. What is the purpose of memory refresh register of Z80?
a) To control on-chip DRAM
b) To control on-chip SRAM
c) To control ROM
d) To clear cache
View Answer

Answer: a
Explanation: In addition to the general purpose registers, a stack pointer, program counter, and two index registers are included in Z80. It was also used in many embedded designs because of its high-quality performance and for its in-built refresh circuitry for DRAMs.

7. What is the clock frequency of Z80?
a) 6 MHz
b) 8 MHz
c) 4 MHz
d) 2 MHz
View Answer

Answer: c
Explanation: It is the maximum clock frequency or runs a time of the processor.
advertisement

8. Which are the two additional registers of Z80?
a) Interrupt and NMI
b) NMI and PSW
c) Interrupt vector and memory refresh
d) NMI and memory refresh
View Answer

Answer: c
Explanation: The Interrupt vector(IV) register is used in the interrupt handling. Mode 2 is used to point the required software routine to process the interrupt. In mode 1, the interrupt vector is supplied via the external data bus.

9. By which instruction does the switching of registers take place?
a) Instruction opcodes
b) AXX instruction
c) EXX instruction
d) Register instruction
View Answer

Answer: c
Explanation: Only one set of registers can be used at one time and the switching of registers and data transfer is performed by the EXX instruction.
advertisement

10. Which of the following can be a paired set of 16-bit register?
a) CD
b) HL
c) AB
d) EH
View Answer

Answer: b
Explanation: Registers B, C, D, E, H and L are 8-bit general-purpose registers that can be concatenated to produce 16 registers known as BC, DE, and HL.

11. Which signal is used to differentiates the access from a normal memory cycle?
a) HALT
b) RESET
c) MREQ
d) IORQ
View Answer

Answer: d
Explanation: The IORQ signal is used to differentiate the access from a normal memory cycle. These input/output accesses are similar from a hardware perspective to a memory cycle but only occur when an input/output port instruction is executed.

12. What is done in mode1 of Z80?
a) Interrupt vector is supplied via the external bus
b) Interrupt vector is supplied via the peripherals
c) NMI gets started
d) Interrupt gets acknowledge from peripheral
View Answer

Answer: a
Explanation: In mode 1, the interrupt vector is supplied via the external data bus. The memory refresh register is used to control the on-chip DRAM refresh circuitry.

13. What does m1 signal in Z80 describes?
a) I/O operation status
b) Memory refresh output
c) Output pulse on instruction fetch cycle
d) Interrupt request input
View Answer

Answer: c
Explanation: It is a signal which describes output pulse on the instruction fetch cycle. Interrupt request input, input/output operation status, memory refresh output are the other signals in Z80 for various operations.

Sanfoundry Global Education & Learning Series – Embedded System.

To practice all areas of Embedded System, here is complete set of 1000+ Multiple Choice Questions and Answers.

If you find a mistake in question / option / answer, kindly take a screenshot and email to [email protected]

advertisement
advertisement
Subscribe to our Newsletters (Subject-wise). Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!

Youtube | Telegram | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Manish Bhojasia - Founder & CTO at Sanfoundry
Manish Bhojasia, a technology veteran with 20+ years @ Cisco & Wipro, is Founder and CTO at Sanfoundry. He lives in Bangalore, and focuses on development of Linux Kernel, SAN Technologies, Advanced C, Data Structures & Alogrithms. Stay connected with him at LinkedIn.

Subscribe to his free Masterclasses at Youtube & discussions at Telegram SanfoundryClasses.