Virology Internship

Sanfoundry offers internships in "Virology". Read the complete details below regarding the internship requirements, eligibility criterior and the application process.

Pre-requisite / Skillset for Virology Internship

1. Intern must have adequate knowledge of viruses.

2. Require the knowledge of techniques in virology.


3. Ability to analyze structure of viruses.

4. Able to compare plant and animal viruses.

5. Intern must have adequate knowledge on the principles and applications of virology.


6. Knowledge of viral morphology, classification and replication, their role in disease pathogenesis, antivirals, vaccines and applications of viruses.

7. Require adequate knowledge on viral classification, cultural and assay techniques and to know the pathogenicity of the human, animal and plant pathogenic viruses.

8. Should be familiar with the classification of the virus, pathogenicity, diagnosis and the control measures of various human, animal and plant pathogens.

Virology Internship Test


Intern has to take Virology internship test in which they will be asked 50 multiple-choice questions. They have to score grade A or A* on this test to be eligible for the internship. Here’s a sample set of questions on the Virology topic.

1. What is the extension of the netlist file; input to the place and route EDA tools?
View Answer

Answer: A
Explanation: EDIF and XNF are the netlist files; whereas SDF is the file of timing information.TXT is the extension of a simple text file and CPP is the C++ source file.

2. Which of the following is a characteristic of Verilog HDL?
(A) Strongly typed language
(B) Case sensitive
(C) Better library
(D) Not portable
View Answer

Answer: B
Explanation: Verilog HDL is a case sensitive language which means ‘a’ and ‘A’ means different if you are coding in Verilog.

3. One can’t use more than one library in the VHDL code.
(A) True
(B) False
View Answer

Answer: B
Explanation: There is no restriction on the number of libraries we want to use. One can define more than one library in VHDL code.

4. Which of the following is the default mode for a port variable?
(A) IN
View Answer

Answer: A
Explanation: IN is the default mode for a port variable. If the mode of any signal is not specified in the port declaration, then it is considered as IN type signal. All other types are needed to be specified at the time of declaration.

5. Which of the following statements execute faster?
(A) Sequential statements
(B) Concurrent statements
(C) Declaration statements
(D) Loop statements
View Answer

Answer: B
Explanation: Concurrent statements execute faster than sequential statements. Sequential statements are those which are executed one after another whereas concurrent statements execute concurrently or simultaneously. Therefore, concurrent are faster.

Practice the full set of Virology Multiple Choice Questions before applying for the internship.

How to apply for the Virology Internship

1. Read the Sanfoundry Internship FAQs


2. Take the Virology Internship Test

3. Submit the Internship Application Form

Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!

Manish Bhojasia - Founder & CTO at Sanfoundry
Manish Bhojasia, a technology veteran with 20+ years @ Cisco & Wipro, is Founder and CTO at Sanfoundry. He is Linux Kernel Developer & SAN Architect and is passionate about competency developments in these areas. He lives in Bangalore and delivers focused training sessions to IT professionals in Linux Kernel, Linux Debugging, Linux Device Drivers, Linux Networking, Linux Storage, Advanced C Programming, SAN Storage Technologies, SCSI Internals & Storage Protocols such as iSCSI & Fiber Channel. Stay connected with him @ LinkedIn | Youtube | Instagram | Facebook | Twitter